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Abstract- Vedic Mathematics is the ancient methodology of Indian mathematics which has a unique 
technique for arithmetic computations based on 16 Sutras (Formulae). Transistor level implementation 
(ASIC) of Vedic Mathematics based 32-bit multiplier for high speed low power processor is reported in 
this paper. Simple Boolean logic is combined with ‘Vedic’ formulas, which reduces the partial products 
and sums generated in one step, reduces the carry propagation from LSB to MSB. The implementation 
methodology ensure substantial reduction of propagation delay in comparison with Wallace Tree 
(WTM),  modified Booth Algorithm (MBA), Baugh Wooley (BWM) and Row Bypassing and Parallel 
Architecture (RBPA)   based implementation which are most commonly used architectures. The 
functionality of these circuits was checked and performance parameters like propagation delay and 
dynamic power consumption were calculated by spice spectre using standard 90nm CMOS technology. 
The propagation delay of the resulting 32×32 multiplier was only ~1.06 us and consumes ~132 uW 
power. The implementation offered significant improvement in terms of delay and power from earlier 
reported ones. 
 
Index terms: Vedic Formulae, Multiplication, High Speed, Low Power, Latency.  
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 1. INTRODUCTION 
 
A multiplier is one of the key hardware blocks in most digital signal processing systems, like  
frequency domain filtering (FIR and IIR), frequency-time transformations (FFT), Correlation, 
Digital Image processing etc [1,4]. With advances in technology, many researchers have tried to 
design multipliers which offer either of the following- high speed, low power consumption, 
regularity of layout and hence less area or even combination of them in multiplier. 
Many research efforts have been devoted to implement high speed and reducing the power 
dissipation of multipliers like Wallace Tree Multiplier (WTM) [5], Modified Booth Array (MBA) 
[6], Baugh Wooley Multiplier (BWM) [7] and Row Bypassing and Parallel Architecture (RBPA) 
[8] based multiplier etc. The basic idea behind all these attempts was the fast implementation of 
the addition of the partial products. For this purpose, the carry-save addition (CSA) technique has 
been extensively used. In this technique, intermediate results are always in a redundant form of 
two numbers [9]. The carry-select-adder (CSA)-based radix multipliers, which have lower area 
overhead, employ a greater number of active transistors for the multiplication operation and 
hence consume more power [10]. Among other multipliers, shift-and-add multipliers have been 
used in many other applications for their simplicity and relatively small area requirement [11]. 
Higher-radix multipliers are faster but consume more power since they employ wider registers, 
and require more silicon area due to their more complex logic [12]. 
In algorithmic and structural levels, a lot of multiplication techniques had been developed to 
enhance the efficiency of the multiplier; which encounters the reduction of the partial products 
and/or the methods for their partial products addition, but the principle behind multiplication was 
same in all cases. The Vedic mathematics approach is totally different and considered very close 
to the way a human mind works. Vedic Mathematics is the ancient system of Indian mathematics 
which has a unique technique of calculations based on 16 Sutras (Formulae). “Urdhva-
tiryakbyham” is a Sanskrit word means vertically and crosswise formula is used for smaller 
number multiplication. “Nikhilam Navatascaramam Dasatah” also a Sanskrit term indicating “all 
from 9 and last from 10”, formula is used for large number multiplication. All these formulas are 
adopted from ancient Indian Vedic Mathematics. Mehta et al. [13] have been proposed a 
multiplier design using “Urdhva-tiryakbyham” sutras, which was adopted from the Vedas. The 
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formulation using this sutra is similar to the modern array multiplication, which also indicating 
the carry propagation issues. A multiplier design using “Nikhilam Navatascaramam Dasatah” 
sutras has been reported by Tiwari et. al [14]  in 2009, but he has not implemented the hardware 
module for multiplication.  Recently Saha et. al [15] has been reported a multiplier based on the 
same principle of “Nikhilam Navatascaramam Dasatah” sutra for special types multiplier design 
of same bases, but he has not extended his work for general purpose multiplier design. 
In this work we formulate this mathematics for designing the 32×32 bit multiplier architecture in 
transistor level with two clear goals in mind such as: i) Simplicity and modularity multiplications 
for VLSI implementations and ii) The elimination of carry propagation for rapid additions and 
subtractions.  By employing the Vedic mathematics, an (N×N) bit multiplier implementation was 
transformed into one small number multiplication, one addition/subtraction and shifting 
operations.  “Urdhva-tiryakbyham” method is used for the implementation of small number 
multiplication, “Nikhilam Navatascaramam Dasatah”  and “Urdhva-tiryakbyham”  methodology 
is used for generating the whole (N×N) bit multiplier. The multiplier is fully parameterized, so 
any configuration of input and output word-lengths could be elaborated. Transistor level 
implementation for performance parameters such as propagation delay, dynamic leakage power 
and dynamic switching power consumption calculation of the proposed method was calculated by 
spice spectre using 90 nm standard CMOS technology and compared with the other design like 
Wallace Tree Multiplier (WTM) [5], Modified Booth Array (MBA) [6], Baugh Wooley 
Multiplier (BWM) [7] and Row Bypassing and Parallel Architecture (RBPA) [8]. The calculated 
results revealed (32×32) bit multiplier have propagation delay only ~1.06 us and consumes ~132 
uW dynamic switching power. 
 
2. MATHEMATICAL FORMULATION OF VEDIC SUTRAS 
 
The gifts of the ancient Indian mathematics in the world history of mathematical science are not 
well recognized. The contributions of saint and mathematician in the field of number theory, ‘Sri 
Bharati Krsna Thirthaji Maharaja’, in the form of Vedic Sutras (formulas) [11] are significant for 
calculations. He had explored the mathematical potentials from Vedic primers and showed that 
the mathematical operations can be carried out mentally to produce fast answers using the Sutras. 
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In this paper we are concentrating on “Urdhva-tiryakbyham”, and “Nikhilam Navatascaramam 
Dasatah” formulas and other formulas are beyond the scope of this paper.   
2.1 “Nikhilam Navatascaramam Dasatah” Sutra 
Nikhilam sutra means “all from 9 and last from 10”.  Mathematical description of this sutra can 
be formulated as:  
Assuming A and B are two n-bit numbers to be multiplied and their product is equals to Z. 
     where      (1) 
     where      (2) 
Multiplication Rule: 
Z= AB            (3) 
Equation (3) can be reformulated as by adding and subtracting the term 102n+10n(A+B) in the 
right hand side 
      (4) 
      (5) 
Equation no (5) can be derived for both the numbers if the number is greater than the base or less 
than the base. 
If the number is greater than the base: 
       (6) 
If the number is less than the base: 
       (7) 
If the number is less than the base: 
       (8) 
       (9) 
          (10) 
Where  and  are the 10n’s complement of A and B.   
Example of Multiplication using “Nikhilam Navatascaramam Dasatah” Sutra: 
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Figure 1.  Procedure of multiplication using “Nikhilam Navatascaramam Dasatah” Sutra, (a) 
Numbers are taken below base, (b) Numbers are taken above base. 
 
As shown in Figure 1, we write the multiplier and the multiplicand in two rows followed by the 
differences/addition of each of them from the chosen base. We can now write two columns of 
numbers, one consisting of the numbers to be multiplied (Column 1) and the other consisting of 
their compliments (Column 2). The product also consists of two parts which are demarcated/ 
incremented by a vertical line for the purpose of illustration. The right hand side (RHS) of the 
product can be obtained by simply multiplying the numbers of the Column 2 (2×3 = 6 or 2×4=8). 
The left hand side (LHS) of the product can be found by cross subtraction or addition the second 
number of Column 2 from the first number of Column 1 or vice versa, i.e., 998-003 = 995 or 997-
002 = 995 and 1002+004=1006 or 1004+002=1006. The final result is obtained by concatenating 
RHS and LHS (Answer = 995006 or 1006008). 
 
The serious drawback of Nikhilam sutra can be summarized as: 
(i) Both the multiplier and multiplicand are less or greater than the base. 
(ii) Multiplier and multiplicand are nearer to the base. 
 
2.2 “Urdhva-tiryakbyham” Sutra 
 
The meaning of this sutra is “Vertically and crosswise” and it is applicable to all the 
multiplication operations. Figure 2 represents the general multiplication procedure of the 4×4 
decimal digit multiplication.  To illustrate this multiplication scheme, let us consider the 
multiplication of two decimal numbers (1234 × 8765).  Multiplication using ‘Urdhva 
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tiryakbhyam’ Sutra is shown in Figure 2. The numbers to be multiplied are written on two 
consecutive sides of the square as shown in the figure. Each of the small squares is partitioned 
into two equal halves by the crosswise lines. Each digit of the multiplier is then independently 
multiplied with every digit of the multiplicand and the two-digit product is written in the 
common box.  All the digits lying on a yellow boxes are added and producing sum and carry 
digits. Finally results are obtained by the addition of sum digits and the previous carry digits.  
Carry for the first step is taken to be zero. 
 
 
Figure 2. Multiplication implementation using “Urdhva-tiryakbyham” Sutra 
 
2.2.1 Mathematical Background of “Urdhva-tiryakbyham” Sutra 
Assume that X and Y are two numbers, to be multiplied. Mathematically X and Y can be 
represented as: 
 
            (11) 
            (12) 
Assume that, their product is equal to Z. Then Z can be represented as: 
  
          (13) 
Where (Ai , Bj € (0,1,2,.....,9) and ‘N’ may ne any number. 
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From the above expression, equation no (13), it can observed that each digit is multiplied 
consecutively and shifted towards the proper positions for partial product generation. Finally the 
partial products are added with the previous carry to produce the final results. 
  
3. HARDWARE IMPLEMENTATION OF VEDIC MULTIPLIER 
 
3.1  Extended “Nikhilam Navatascaramam Dasatah” Sutra for Binary Number System 
 
Consider two n bit numbers X and Y. k is the exponents, z1 and z2 of both X and Y respectively. 
X and Y can be represented as: 
            (14) 
            (15) 
Assuming product of the number is equals to P. 
        (16)                                            
For the fast multiplication using extended rule of the sutra the bases of the multiplicand and the 
multiplier assuming same, thus the equation no 16 can be rewritten as 
          (17) 
From equation no 17 it is observed that a large number multiplication can easily decomposed into 
a small number multiplication, addition/subtraction and shifting, leading towards the reduction of 
hardware cost, propagation delay and power consumption. Small number of the multiplication 
can easily implemented using “Urdhva-tiryakbyham” sutra (formula). 
 
3.1.1 Hardware Implementation of “Nikhilam Navatascaramam Dasatah” Sutra 
The mathematical expression for the proposed algorithm is shown in equation no 17. Hardware 
implementation of this mathematics is shown in figure 3. It consists of five major segments such 
as:- (i) RSU, (ii) Sub-tractor, (iii) Adder/Sub-tractor, (iv) Multiplier and (v) Shifter. Since the 
radix is same for both the inputs so the radix generated from RSU corresponding to input X is fed 
to the sub-tractor. The other input to the sub-tractor is Y. The output generated is the residue 
corresponding to Y. Both the residues are multiplied through the multiplier. The residue 
corresponding to Y is added with or subtracted from X by the first adder/sub-tractor block. The 
result is shifted left based on the exponent generated from RSU. The multiplier result is added 
with or subtracted from the shifted result by the second adder/sub-tractor. 
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Figure 3. Hardware Implementation of “Nikhilam Navatascaramam Dasatah” Sutra 
 
3.2. Mathematical Background of “Urdhva-tiryakbyham” sutra for binary number system: 
Assume the product of two N-bit words are described as  
          (18) 
          (19) 
where   xi , yj ε { 0, 1} 
Multiplication can be described as  
      (20) 
Let k= i+j 
Z=                                               (21) 
Z=                                                                (22) 
Where          (23) 
The equation (21) shows that the co-efficient of multiplication that can be achieved by the 
convolution sum of the two finite number sequences. 
 
3.3. Circuit Modules 
 
3.3.1 Radix Selection Unit (RSU): 
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3.3.1.1 Mathematical Representation of RSU: 
Consider an ‘n’ bit binary number X, and it can be represented as  
  Where xiϵ {0,1}. Then the values of X must lie in the range .  
Consider the mean of the range is equals to A. 
            (24) 
  
If X >A  Then radix = 2n 
If   Then radix = 2n-1 
3.3.1.2 Hardware Implementation of RSU: 
The architecture of RSU is shown in Figure 4. RSU consists of seven major segments such as:- 
(i) Exponent Determinant (ED), (ii) Adder, (iii) Mean Determinant (MD), (iv) Multiplexer 
(MUX), (v) Comparator, (vi) Shifter and (vii) Sub-tractor. E.D. determines the maximum power 
of the base (here 2) corresponding to the input X. The maximum power of ‘2’ is called the 
exponent. The exponent is incremented by ‘1’ through the adder block. The exponent is fed to the 
mean determinant block which computes the mean of the two radices between which the input 
lies. The output of MD and the input are fed to the comparator. The output of the comparator is 
used as select input to the multiplexer. The incremented exponent and the previous exponent are 
fed to the multiplexer which selects the proper exponent. The output of the multiplexer is fed to 
the shifter which is initialized by ‘1’. The MUX output generates the radix from which the input 
is subtracted to generate the residue. 
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Figure 4. Hardware Implementation of RSU 
 
  
 
3.3.2. Exponent Determinant (ED): 
The hardware implementation of the exponent determinant is shown in Figure 5.The integer part 
or exponent of the number from the binary fixed point number can be obtained by the maximum 
power of the radix.  For the non-zero input, shifting operation is executed using parallel in 
parallel out (PIPO) shift registers. The number of select lines (in Figure 5 it is denoted as S1, S0) 
of the PIPO shifter is chosen as per the binary representation of the number (N-1)10. ‘Shift’ pin is 
assigned in PIPO shifter to check whether the number is to be shifted or not (to initialize the 
operation ‘Shift’ pin is initialized to low). A decrementer has been integrated in this architecture 
to follow the maximum power of the radix. A sequential searching procedure has been 
implemented here to search the first ‘1’ starting from the MSB side by using shifting technique. 
For an N bit number, the value (N-1)10 is fed to the input of decrementer. The decrementer is 
decremented based on a control signal which is generated by the searched result. If the searched 
bit is ‘0’ then the control signal becomes low then decrementer start decrementing the input value 
(Here the decrementer is operating in active low logic). The searched bit is used as a controller of 
the decrementer. When the searched bit is ‘1’ then the control signal becomes high and the 
decrementer stops further decrementing and shifter also stops shifting operation.  The output of 
the decrementer shows the integer part (exponent) of the number. 
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Figure 5. Hardware Implementation of ED 
3.3.2.1 Mean Determinent (MD):  
The architecture of the Mean Determinant is exhibited in Figure 6. Mean Determinant takes the 
exponent (power of MSB) as input and is decremented by one. Decrement operation is performed 
in the sub-tractor. The decremented value is fed to the shifter which acts as select input for the 
shifter. The Binary value “11” (‘310’) is shifted to the left depending upon the select input and the 
result from the shifter is the desired mean value. 
 
 
Figure 6. Architecture of Mean Determinent. 
 
 
3.3.2.2 Comparator:  
 
The architecture of comparator is shown in Figure 7. The comparison task is performed based on 
subtraction operation. The subtraction result has two parts:- (i) result and (ii) Borrow Out. The 
result is not the matter of interest for this architecture so it has not been exhibited in the figure. 
From the “Borrow Out” signal, the comparison decision has been taken. 
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Figure 7. Architecture of Comparator 
 
3.4 Multiplier Implementation using “Urdhva-tiryakbyham” Sutra 
Considering the long-hand sequences of equation no 20, 4 bit multiplier algorithm is shown in 
Figure 8. Higher bit multipliers can be realized in similar manner. Partial products are added in 
two stages. Adders and 4 to 3 compressors are used to minimize the stage operations. 
Compressors and adders are used carefully so that a minimum number of outputs would be 
generated. Thus by using minimum number of adders/compressors partial products are added 
without compromising the number of bits generation for the next stage operation. The recursive 
method of multiplication involves building wider vector elements out of several of the narrower 
vector elements and then multiple results are added together. 
 
Figure 8. 4×4 Bit Multiplier implementation using “Urdhva-tiryakbyham” Sutra 
 
4. RESULTS AND DISCUSSIONS 
 
 
The entire algorithm in this paper was simulated and their functionality was examined by Spice 
Spectre Simulator. Performance parameters such as propagation delay and power consumptions 
analysis of this paper was calculated using standard 90nm CMOS technology. As shown, the 
application of the Vedic multiplication methodology cuts the amount of the hardware as a result 
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the propagation delay, dynamic switching power consumptions, and dynamic leakage power 
consumptions were reduced.  
Critical path delay (latency) of a VM can be defined as the total time taken by the circuit for the 
computation of the entire multiplication operation, thus latency can be computed in terms of 
propagation delay of the circuit.  The critical path delay of an n bit Vedic multiplier (VM) 
consists four sections i.e., (a) Radix Selection Unit (RSU), (b) Addition/Subtraction Unit, (c) 
Multiplier Unit and (d) Shifting module. So the total propagation delay for the complex operation 
can be expressed as: 
         (25) 
Where tpd =Total propagation delay, 
tRSU =Propagation delay for radix selection unit, 
tadsb =Propagation delay for addition/subtraction unit,  
tm =Propagation delay for multiplication unit, 
tshft = Propagation delay for shifting module. 
 
The performance parameters such as propagation delay, dynamic switching power consumption 
and dynamic leakage power consumption to implement Vedic multiplier is shown in figure 9. 
Input data is taken as a regular fashion for experimental purpose.  We have kept our main 
concentration for reducing the propagation delay, dynamic switching power and dynamic leakage 
power consumption and energy delay product.  
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Figure 9. (a) Propagation delay (ns) analysis of different circuit modules for 32×32 bit VM 
implementation, (b) Dynamic Switching and Dynamic Leakage power (uW) analysis of different 
circuit for 32×32 bit VM implementation 
 
A comparison between different architecture in terms of propagation delay and dynamic 
switching power consumption is tabulated in Figure 10. Simulation results offered 29%, 31%, 
35%, and 23% improvement in terms of propagation delay compared with WTM, MBA, BWM 
and MRA based architecture respectively. Whereas the corresponding improvement in power is 
17%, 26%, 29%, and 21% respectively compared with WTM, MBA, BWM and MRA based 
architecture. 
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Figure 10: (a) Comparison results in terms propagation delay (ns) of 32×32 bit multiplier of 
different architectures (b) Comparison results in terms of  Dynamic Switching power (uW) of 
32×32 bit multiplier. 
 
5. CONCLUSIONS 
 
In this paper we report on a 32×32 bit high speed low power multiplier design based on the 
formulas of the ancient Indian Vedic Mathematics which are having wide application in DSP 
processors. The implementation was done in Spice spectre and compared with the mostly used 
architecture like WTM, MBA, BWM and LRA based implementation. This novel architecture 
combines the advantages of the Vedic mathematics for multiplication which encounters the 
stages and partial product reduction. The architecture offered 29%, 31%, 35%, and 23% 
improvement in terms of propagation delay compared with WTM, MBA, BWM and RBPA based 
implementation respectively. Whereas the corresponding improvement in power is 17%, 26%, 
29%, and 21% respectively compared with WTM, MBA, BWM and RBPA based architecture. 
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